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Abstract
As the number of transistors on a chip con-
tinues increasing the power consumption has
become the most important constraint in pro-
cessors design. Therefore, to increase perfor-
mance, computer architects have decided to
use multiprocessors. Moreover, recent studies
have shown that heterogeneous chip multipro-
cessors have greater potential than homoge-
neous ones.
We have built a modular simulator for het-
erogeneous multiprocessors that can be con-
ﬁgure to model IBM's Cell Processor. The
simulator has been validated against the real
machine to be used as a research tool.
1 Introduction
There is an agreement between the industry
and the research community about the im-
portance of Heterogeneous Chip Multiproces-
sors (HCMPs) in the future. On the one
hand the computing industry led by IBM,
Toshiba and Sony has developed the Cell pro-
cessor [10], Intel has recently announced the
Larrabee project [2], and the embedded indus-
try has been developing heterogeneous mul-
tiprocessors for several years, like the TI's
OMAP [7], or the Nexperia by NXP. On the
other hand, the research community [3, 16] has
shown that the future multiprocessors should
be heterogeneous.
However, the success of HCMPs depends
on the ability of software designers and com-
puter architects to develop strategies to ex-
tract parallelism from applications and to use
them to eﬀectively drive the available hard-
ware [3]. Hence, it will be required that sim-
ulators not only model application traces, or
statistics, but also the dynamic behavior of
programs. Researchers, then, can ﬁnd bot-
tlenecks and strategies to exploit more paral-
lelism.
As the number of processors and the com-
plexity of the systems grow, researchers will re-
quire a modular simulation infrastructure for
their work. They will then be able to build
simulators by connecting independent mod-
ules as if they were Lego bricks. A modu-
lar infrastructure gives researchers the ability
to create and modify components without the
worry of generating unexpected behavior on
other modules. In order to construct a mod-
ular infrastructure, it is convenient to create
a common interface for the communication of
modules. Therefore, the granularity, or small-
est size of modules, is an important charac-
teristic of the infrastructure since it would de-
termine the common interface characteristics
and the simulation speed. Therefore, we have
decided to established the granularity at the
level of processor units, memories and inter-
connection networks.
A modular simulator is not enough to ob-
tain a ﬂexible and eﬃcacious simulator, it is
also important to have it validated [5, 9]. This
would allow researchers to compare the simu-
lation results against a known hardware, in ad-
dition to reduce the possibility of hiding bugs
and bottlenecks with the proposed improve-
ments of the architecture.
This paper presents a validated Cell Broad-
band Engine [12] simulator (CellSim). Cell-
Sim is a modular simulator that not only sim-
ulating the Cell Processor but also a wide
range heterogeneous multiprocessor architec-
tures. In section 2 we survey some of the ex-
isting simulators. Section 3 contains the de-
scription of CellSim. The validation process
we have done for CellSim is exposed in section
4. Finally section 5 contains our conclusions.
2 Related Work
There exist a vast collection of systems to sim-
ulate heterogeneous chip multiprocessors. The
diﬀerences between them depend on the objec-
tives of researchers. However, to the best of
our knowledge, there are not simulators with
all the necessary characteristics to develop de-
tailed HCMP research.
The existing simulators range from archi-
tecture detailed prototype build on FPGAs
like the RAMP [20] project where the hard-
ware infrastructure and program development
are considerable, to program execution cost
models [11] which do not require to program
or develop software, just change parameters
. Nonetheless, the majority of research groups
have developed heterogeneous multiprocessor
simulators based on uniprocessors simulators,
like Kumar et al. [13] who have modiﬁed
SMTSIM [19] for their work (and therefore in-
herits SMTSIM's non-modular properties), or
GEMS [15] that uses Simics [14] to create a
modular simulator, which is highly tied to the
implemented ISA. SimFlex [21] also adds to
Simics multiprocessor, microarchitecture and
checkpoint simulation capabilities.
There are other simulators like SimOS [18]
which lacks the modularity we believe it's
necessary for heterogeneous multiprocessor re-
search. MESH [17] simulates the performance
of heterogeneous chip multiprocessors applica-
tions requiring the user to instrument the ap-
plications with some information for the sim-
ulator.
Mambo [6] is IBM's Cell Broadband En-
gine Simulator. It does not provide the suf-
ﬁcient conﬁguration ﬂexibility for architecture
research, but we have used it for Cellsim SPU's
functional validation.
The M5 simulator [4] presents most of the
characteristics we have presented in this pa-
per, however their focus is modeling networked
systems, while ours is computer architecture.
3 CellSim: a validated modular het-
erogeneous multiprocessor simu-
lator
CellSim is a modular simulator for heteroge-
neous multiprocessors. Its modularity is based
on the fact that it is composed by modules,
which are connected among them through sig-
nals. We have used UNISIM [1] as the sup-
porting infrastructure for module description
and connection handling. UNISIM requires
that modules are C++ classes with methods
sensitive to the modules communication sig-
nals, and it is UNISIM who takes care of call-
ing the methods and synchronize the modules.
The UNISIM version we have used requires a
clock signal, common to all modules, through
which the simulator executes the functionality
of modules each cycle.
We have implemented the modules corre-
sponding to the current version of the Cell
Broadband Engine Architecture, the Cell Pro-
cessor. Using these modules we have conﬁg-
ured CellSim in order to be able to validate
it against the real processor. We give a brief
introduction to the Cell Processor in the ﬁrst
part of this section and then we present the
structure of CellSim and its modules.
3.1 The Cell Processor
The Cell Broadband Engine Architecture
(CBEA) is a joint initiative of Sony, Toshiba
and IBM. The ﬁrst hardware implementation
of the CBEA is the Cell Processor. Thanks to
the fact that it is a real hardware implemen-
tation and it is being used as the main pro-
cessor of a popular product, the PlayStation
3, it has a complete software ecosystem. That
means that we have had an available compiler,
new applications and, even, existing applica-
tions that are being rewritten speciﬁcally to
beneﬁt the Cell Processor features. This gave
us the necessary tools to develop CellSim using
existing applications, test it comparing the ex-
ecution results and validate it against the real
hardware.
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Figure 1: Cell Processor block diagram.
As shown in Figure 1, this processor is
composed by one Power Processor Element
(PPE), and eight Synergistic Processor Ele-
ments (SPE), connected through an Element
Interconnection Bus (EIB), that also connects
them with the memory and the I/O con-
trollers. The main component of the PPE
is a dual-threaded, dual-issue, 64-bit PowerPc
Processor Unit (PPU). Each SPE is composed
by three elements: a Synergistic Processor
Unit (SPU), a Local Store (LS) and a Memory
Flow Controller (MFC).
The PPU is responsible to run the operat-
ing system, and acts as the master of the sys-
tem. The SPU has a diﬀerent ISA, completely
SIMD. The dataﬂow path is 128-bit wide and
the register ﬁle contains 128 general-purpose
registers of 128-bits each one (that can be ac-
cessed as 16 bytes, 8 half-words, 4 words, 2
double-words or 1 quad-word).
The memory-mapped LS provides 256
Kbytes for both instructions and data. Each
SPU has only direct access to its own LS, to
communicate with other elements outside the
SPE, it has to perform a direct memory access
(DMA) transaction through its MFC.
The MFC is fundamentally a DMA con-
troller. Each MFC contains memory mapped
control registers that allow the PPE, and other
devices, to control the state of the SPU, con-
ﬁgure DMA operations, etc.
Table 1: CellSim conﬁguration parameters.
Parameters Cell CS
Gen. Number of PPEs 1 1
Number of SPEs 8 1-8
PPE
PPU Issue bandwidth 2xth 1
Cache Number of lines 512 512
Line size 128 128
Number of ways 8 8
SPE
SPU Issue bandwidth 2 2
LS Size (KB) 256 256
Latency (cycles) 6 6
Number of ports 1 3
MFC DMA cmd queue size 16 16
DMA cmd processing
delay (cycles) ... 30
EIB # of rings/buses 4 3-4-5
BW (B/bus cycle) 8 8
# outstanding
transfers/node 16 16
3.2 CellSim Structure
The modules of the simulator, as it is shown in
Figure 2, represent each hardware component
in the Cell Processor in Figure 1. The modules
that compose the simulator are the following:
PPU, Cache, SPU, MFC, Memory and Inter-
connection Network. It is possible to connect
a PPE, 8 SPEs, and a Memory module to an
Interconnection Network to obtain the same
conﬁguration with respect to the Cell Proces-
sor. However, it is also possible to connect
more PPEs and SPEs keeping the limits due
to the Interconnection Network.
In order to create a common interface for the
simulator, we have developed the MemoryAc-
cess class, which is the information packet that
is transmitted between modules. A Memory-
Access object includes the type of access (Load
or Store), the target and source addresses, the
number of bytes and, if it is a store, the data.
This common interface combined with the fact
that each module has a physical page range
assigned, provides the necessary ﬂexibility to
have a modular simulator.
Memory. The Memory module is used
both as main memory and as LSs. It does
not implement any speciﬁc internal distribu-
tion of memory banks, so sequential accesses
can be overlapped. However, the latency to
access and the number of ports can be conﬁg-
ured. Due to this fact the Memory module can
be used also in the SPE to behave as the LS,
which have several ports connected to both the
SPU and the MFC.
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Figure 2: Simulator block diagram
PPE. The PPE which is formed by two
modules: PPU and Cache. The PPU is a Pow-
erPC 405 32-bit architecture compliant func-
tional simulator, that executes a number of
instructions per simulator cycle, and the in-
struction fetch and load/store instructions will
be requested through the connection to the
Cache.
The PPU module is an instruction set simu-
lator (ISS) with a parametrizable issue band-
with and single threaded. Since the PPE is
not a full system simulator, the PPU is re-
sponsible for emulating the operating system
services: loading and execution of elf ﬁles, sys-
tem calls, start and stop SPEs, mapping logi-
cal addresses onto physical ones, etc.
SPE. The SPE is composed of three mod-
ules: SPU, Memory and MFC. The SPU is a
functional simulator, that executes a number
of instructions per simulator cycle. It has two
connections to the Local Store, one for instruc-
tion fetch and the other for Loads and Stores.
Channel requests are services through one of
the connections with the MFC, while the sec-
ond connection is used to report the state of
the SPU and to start and stop it when re-
quested by the PPU using the memory map
registers. The Local Store service the loads
and stores requests of the SPU and the MFC.
All the DMA command related services are
handled by the MFC, it also contains the mem-
ory mapped registers of the SPEs.
Interconnection Network. The EIB of
the Cell processor is a very eﬃcient intercon-
nection network, however it is not scalable.
Therefore we have decided to implement the
Interconnection Network (IN) module with a
K-Bus topology. Although it is signiﬁcantly
diﬀerent than the EIB, we have demonstrated
that it is ﬂexible enough to be conﬁgured and
simulate a performance close to the Cell Pro-
cessor (Section 4).
Modules connected to the IN are mapped
in a global address space and have an in-
put and an output port connected to the IN
to send and receive MemoryAccess packets.
These packets are routed using the memory
map ranges (Table 2) for each module, which
are related to the corresponding input and out-
put ports. This conﬁguration allows to con-
nect one memory (up to 1 GB size) and an
arbitrary number of PPEs (up to 4096) and
SPEs (up to 112) to the IN.
Table 2: Interconnection Network routing ta-
ble. Physical page range for each module and
corresponding IN port. Physical page size: 64
kB.
Physical page range Module IN Port
[0x0000 - 0x4000) Memory 0
[0x4000 - 0x4100) LS0 NUM_PPEs+1
[0x4100 - 0x4200) LS1 NUM_PPEs+2
... ... ...
[0xB000 - 0xB001) PPE0 1
[0xB001 - 0xB002) PPE1 2
... ... ...
[0xC000 - 0xD001) MFC0 NUM_PPEs+1
[0xC001 - 0xD002) MFC1 NUM_PPEs+2
... ... ...
This routing table depends on the architec-
ture is wanting to be simulated. If one wants
to test an architecture conﬁguration not pos-
sible with the current memory ranges, these
can be parametrized to assign diﬀerent ports
in the IN module to the routing table.
4 Simulator Validation
4.1 Functional Validation
Memory module. The functional validation
of the Memory modules was performed using a
stream of legal memory accesses. We veriﬁed
the ﬁnal state of the module with the correct
data. This simulation was done with a speciﬁc
conﬁguration of the simulator, where it was
composed by a module, which generates the
memory accesses stream, directly connected to
the memory module.
PPE module. In order to validate the
PPU functionality, we implemented a special
running mode. In this mode the PPU dumps
its full state after the completion of each in-
struction. This generates a trace of all exe-
cuted instructions and write it to a ﬁle. We
have also created a gdb script that executes
step by step an application and dumps the
processor state with the same format than
the PPU. The simulator conﬁguration for the
PPU functional evaluation consists of one
PPU module connected directly to one Mem-
ory module. We have run the same application
in CellSim with the mentioned conﬁguration
and in a PowerPC physical machine using the
gdb script. We have veriﬁed that both ﬁles
matches completely except for low level oper-
ating system responses, like the PID number.
This evaluation process have been performed
with a large number of micro benchmarks in
order to test the implemented instruction set
and system calls.
The functional validation of the Cache mod-
ule has been done using the same methodol-
ogy used for the Memory module, but includ-
ing a Cache between the Memory module and
the one that generates the memory accesses
stream.
SPU module. The SPU functional valida-
tion was carried out using a set of programs
composed by: (a) own custom programs and
(b) some SPU tests extracted from the IBM
SDK. Besides, the applications used for the
MFC module functional validation and for the
timing validation have also helped for validat-
ing the SPU module.
The ﬁrst step was checking that the output
of the programs run in CellSim were the same
as the execution in the Cell Processor. Pro-
vided that, we performed some extra debug-
ging, instruction per instruction, comparing
the SPU module's state (registers and LS val-
ues) with the data provided by the IBM Cell
Simulator executing the same applications.
MFC module. The functionality of the
MFC module was validated using also own and
SDK programs both exploiting speciﬁc func-
tionalities such as channels, MMIO registers,
mailboxes, signals, DMA-transfers and DMA
List transfers. Similarly as in the methodology
followed to validate functionally the SPU, we
compared the results against the real machine
and, step by step, we checked the values of the
SPU registers, the MFC channels and MMIO
registers, the LS and the main memory.
4.2 Timing Validation
The timing validation has been performed in
two phases. In the ﬁrst phase we validated the
SPU timing and, we did an overall validation
in the second. For both phases, we used the
timebase registers in the PPE (Incrementer)
and in the SPEs(Decrementers). These hard-
ware counters decrement their values at a spe-
ciﬁc frequency. On one hand, The PPU can ac-
cess to the PPE decrementer using the mtspr
and mfspr instructions of the PowerPC ISA.
On the other hand, the SPE decrementer is
accessed from the SPU through the rdch and
wrch instructions of the SPU ISA.
The SPU timing validation was carried out
using SPU benchmarks that count the num-
ber of ticks (Decrementer value changes) they
spend executing. First we execute these
benchmarks in a real Cell Processor to extract
the number of ticks. Secondly, using Cell-
Sim, we extracted the number of instructions
of each benchmark to calculate the achieved
IPC. Then, we tuned the issue bandwidth pa-
rameter in the SPU to run at the same IPC
as the actual machine. Having executed the
benchmarks in CellSim, we can state that if
the SPU module execute at the same IPC than
the actual Cell, the number of ticks is exactly
the same for both executions. As a result, the
simulator is able to provide the same timing
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Figure 3: Interconnection network bandwidth results of Daniel Jimenez' programs. The SPE-MEM pro-
gram transfers data between SPEs and main memory. SPE-SPE programs transfer data between SPEs.
SPE-SPE cycle distributes SPEs in a cycle (SPE i → SPE i+ 1) and SPE-SPE couple in pairs.
information for the SPU as the real Cell as
long as the IPC of the SPU module can be set
using the issue bandwidth parameter.
Since the PPU and SPU performances can
be tuned using parameters, the overall valida-
tion concentrates on the MFC and IN timings.
For this task we chose the programs presented
in Daniel Jimenez' EIB bandwidth study [8].
These programs stress the EIB by perform-
ing continuous DMA transfers to analyse the
bandwidth the Cell's interconnection network
provides. These experiments are classiﬁed
depending on the sending and receiving ele-
ments. The SPE-MEM program implements
DMA transfers between the SPEs and main
memory. The SPE-SPE program sends data
among LSs of several SPEs with the follow-
ing conﬁguration options: (a) the cycle-elem
option performs DMA transfers from SPE i to
SPE (i+1) mod total_spes; (b) the cycle-dma
option communicates SPEs like cycle-elem but
using DMA-list transfers; (c) in the couple-
elem option SPEs are distributed in pairs and,
ﬁnally, (d) couple-dma uses DMA-list com-
mands for communicating couples.
To carry out the overall validation, we have
executed Daniel Jimenez' programs in a Cell
Processor at 2.4 GHz and and in CellSim us-
ing the parameters values seen in Table 1, col-
umn CS. Comparing the EIB and IN band-
widths we are not only validating the IN mod-
ule but also the MFC, provided that the EIB
bandwitdh depends on the way the MFC ex-
ecutes DMA commands. The right-hand side
graphs show the EIB bandwidth achieved by
the real machine executing the program for
diﬀerent DMA command sizes. The left-hand
side graphs are the results when running in
CellSim.
The results for SPE-MEM program's exe-
cution are shown in Figures 3(a) and 3(b).
In both cases the maximum bandwidth is
achieved provided that it is limited by memory
bandwidth (19.2 GB/s). Since the simulator
does not simulate the memory controller, there
are diﬀerences for 1 and 2 SPEs. This prob-
lem can be solved by adjusting the number of
buses in the IN as we show for the following
experiments.
Figures 3(c) and 3(d) present the bandwidth
for the cycle experiments. The Cell Proces-
sor assigns any physical SPE to a logical SPE,
so it does not guarantee that SPE i is physi-
cally next to SPE i+ 1. This fact generates a
lot of contention in the EIB for the cycle pro-
gram, which results in a bandwidth lower than
CellSim with 4 buses, where the physical SPE
layout does not have any eﬀects. In order to
obtain a bandwidth closer to the real machine
in this experiment, we adjust the number of
buses in the IN to 3 so as to decrease Cell-
Sim's bandwidth.
In the couple experiments, we have the re-
verse situation, Figures 3(e) and 3(f). The
EIB allows up to 3 non-overlapping transfers
per ring but not more than 8 simultaneously
in the 4 rings. Due to a better SPE layout
with respect to the cycle programs the EIB
achieves a higher bandwidth than the IN with
4 buses. Then, we performed the opposite ac-
tion to the cycle case and we increased the
number of buses in CellSim to 5, Figure 3(e)
and get a close bandwidth results.
For the cycle and couple experiments we
have performed the same adjustments for all
the executions with diﬀerent numbers of SPEs.
However, each case can be tuned individually
to minimize the error with respect to the real
machine. For instance, in the SPE-MEM ex-
periment, CellSim parameters does not need
to be changed for 4, 6 and 8 SPEs, but one
can decrease the number of buses or the indi-
vidual bus bandwidth in the IN to compensate
the lack of a memory interface controller.
5 Conclusions
The perspectives of both the industry and the
research community show that the future of
multiprocessors should be heterogeneous. We
have developed a modular simulator (CellSim)
for heterogeneous multiprocessors using as a
ﬁrst design the IBM's Cell Processor. We have
validated CellSim against the Cell Processor
using programs that stress the interconnec-
tion. In the validation process we have shown
that CellSim is conﬁgurable enough to provide
timing information similar to the real machine
and, therefore, be a valid tool for doing re-
search.
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